SiTime
Links
United States
SiTime Corporation
SiTime’s configurable solutions enable customers to differentiate their products with higher performance, reduced size and better reliability. The rich feature set and flexibility of our solutions allows customers to consolidate their supply-chain, reducing cost of ownership and time to market. By using standard semiconductor processes and high volume plastic packaging, SiTime offers the best availability and shortest lead times in the industry.
Recent Activities
Piyush Sevalia Uploaded a new document - July 19, 2011
SiTime Corporation, an analog semiconductor company, introduced the industry’s first ultra-stable, MEMS VCTCXO (Voltage Controlled, Temperature Compensated Oscillator) products that are targeted at Telecom, Networking and Wireless applications like SONET and Synchronous Ethernet based equipment, cellular basestations and repeaters, GPS and instrumentation.
Piyush Sevalia Uploaded a new document - July 8, 2011
Jitter is the timing variations of a set of signal edges from their ideal values. Jitter in clock signals is typically caused by noise or other disturbances in the system. Contributing factors include thermal noise, power supply variations, loading conditions, device noise, and interference coupled from nearby circuits.
Piyush Sevalia Uploaded a new document - July 6, 2011
Today’s market world is dominated by electronic gadgets. But what makes these gadgets tick accurately is the timing components. The three major timing components are resonators, oscillators and clock generators. The mother board is the primary circuit board that houses these components. So, for the mother board circuits to work in tandem, timing components must work in unison.
Piyush Sevalia Uploaded a new document - April 19, 2011
SiTime offers a wide selection of output differential signaling types to facilitate various clock applications. The supported signaling types are LVPECL (Low-Voltage Positive Emitter-Coupled Logic), LVDS (Low-Voltage Differential Signaling), CML (Current Mode Logic), and HCSL (High- Speed Current Steering Logic
Piyush Sevalia Uploaded a new document - April 15, 2011
Jitter is the timing variations of a set of signal edges from their ideal values. Jitters in clock
signals are typically caused by noise or other disturbances in the system. Contributing factors include thermal noise, power supply variations, loading conditions, device noise, and interference coupled from nearby circuits